POST Card PCIЧетверг, 19.10.2017, 13:44

Приветствую Вас Гость | RSS
Меню сайта

Категории каталога
Разное [3420]
POST Card [9]


Наш опрос
Что вы используете чаще всего для диагностики и устранения неисправностей ПК
Всего ответов: 21

Главная » Статьи » POST Card

AWARD BIOS (Original XT):
03 Flag resister test
06 CPU register test
09 System hardware initialization
0C BIOS checksum
0F DMA page register initialization
12 Test DMA address and count registers
15 DMA initialization
18 Timer test
1B Timer initialization
1E Start RAM initialization
21 Test base 64K of RAM
24 Setup init. and temp stack
27 Initialize PIC
2A Interrupt mask register test
2D Hot interrupt test
30 V40 DMA if present
33 Verify system clock initialization
36 Keyboard test
39 Setup interrupt table
3C Read system configuration switches
3F Video test
42 Serial port determination
45 Parallel port determination
48 Game port determination
4B Copyright message display
4E Calculation of CPU speed
54 Test of system memory
55 Floppy drive test
57 System initialized before boot
5A Call to Int 19
AWARD XT Version 3.1 BIOS:
01 Processor test fail; Processor status verification #1
02 Type of POST/keyboard buffer; Failed if the keyboard interface buffer is filled with data
06 Initialize 6845 video controller, 8237 DMA controller, 8259 PIC, 8253 timer channel channel 1 initialized; Reset math coprocessor; Disable color and mono video, parity circuits and DMA chips; Clear DMA chips and page registers
07 Process registers except SS, SP, BP with data patterns 00 and FF; Processor status verification #2
09 ROM checksum for 32K tested
0A Initialize the 6845 video controller
15 Test first 64K of system memory
16 Set up interrupt table in first 64K
17 Set up video I/O operations
18 Test video memory
19 8259 mask bits-channel 1
1A 8259 mask bits-channel 2
1D Setup configuration byte from CMOS
1E Size memory and compare with CMOS
1F Test base memory; Test found system memory
20 Test stuck 8259's Interrupt bits
21 Test stuck NMI parity I/O bits
22 8259 Interrupt functionality tested
2A Keyboard initialized
2B Floppy dive controller and drive initialized
2C Initialize COM ports
2D Initialize LPT ports
2F Initialize math coprocessor
31 Initialize option ROM's
FF Int. 19 boot attempt
AWARD Version 3.3 BIOS:
01-05 Keyboard controller 8042 tested
06 On-board LSI initialized
07 CPU flags tested
08 Calculate CMOS checksum
09 Initialize the 8254 PIT
0A 8254 PIC tested
0B DMA controller tested
0C 8259 PIC initialized
0D 8259 PIC tested
0E ROM BIOS checksum tested
0F Extended CMOS tested
10 8259 PIC tested
11 8259 PIC tested
12 8259 PIC tested
13 8259 PIC tested
14 8259 PIC tested
15 First 64K RAM tested
16 Interrupt vector tables initialized
17 Video initialization
18 Video memory tested
19 Interrupt line mask 8259 PIC tested
1A Interrupt line mask 8259 PIC tested
1B Battery good
1C CMOS checksum verified
1D CMOS chip/RTC verified
1E Memory size checked
1F Memory verified
20 DMA initialized
21 PIC initialized
22 PIT initialized
24 Extended memory size checked
25 Extended memory tested
26 Protected mode entered
27 Shadow RAM, cache controller initialized
28 Shadow RAM, cache controller tested
29 Reserved
2A Initialize keyboard
2B Floppy drive initialization
2C Serial port initialization
2D Parallel port initialization
2E Hard disk initialization
2F Math coprocessor
30 Reserved
31 Optional ROM's checked for
FF Boot from Int 19
01 CPU flags
02 CPU registers
03 Initialize DMA, PIC, PIT
04 Memory refresh
05 Keyboard initialization
06 ROM checksum
07 CMOS, battery
08 256K memory
09 Cache
0A Set Interrupt table
0B CMOS checksum
0C Keyboard initialization
0D Video adapter
0E Video memory
0F DMA channel 0
10 DMA channel 1
11 DMA page register
14 Timer chip
15 PIC controller 1
16 PIC controller 0
17 PIC stuck bits
18 PIC maskable IRQ's
19 NMI bit check
20 Slot 0
21 Slot 1
22 Slot 2
23 Slot 3
24 Slot 4
25 Slot 5
26 Slot 6
27 Slot 7
28 Slot 8
29 Slot 9
2A Slot 10
2B Slot 11
2C Slot 12
2D Slot 13
2E Slot 14
2F Slot 15
30 Memory size 256K
31 Memory test over 256K
32 EISA memory
3C CMOS setup
3D Mouse/adapter, CMOS
3E Cache RAM
3F Shadow RAM
41 Floppy drive
42 Hard drive
43 RS232 parallel
45 NPU
47 Speed
4E Manufacturing loop
4F Security
50 CMOS update
51 Enable NMI, cache
52 Adapter ROM's
53 Set time
60 Virus protection setup
61 Boot speed
62 Numlock setup
63 Boot
B0 NMI in protected
B1 Disable NMI
BE Chipset default initialization
BF Chipset program
C0 Cache on/off
C1 Memory size
C2 Base 256K test
C3 DRAM page select
C4 Video switch
C5 Shadow RAM
C6 Cache program
C8 Speed switch
C9 Shadow RAM
CA OEM chipset
FF Boot
01 CPU flags tested; Processor test #1
02 CPU registers tested; Processor test #2; Verify all CPU registers except SS, SP, BP with data patterns 00 and FF
03 Initialize DMA, PIC, PIT; Calculate BIOS EPROM and sign on message checksum (fail if not 0)
04 Memory refresh initialized; Test CMOS RAM interface
05 Keyboard initialization; Initialize NMI, PIE, AIE, UEI, SQWV; Disable video, parity checking and DMA; Math coprocessor reset; Clear all page registers and CMOS RAM shutdown byte; Initialize timers 0, 1, 2 and set EISA timer to a known state; Initialize DMA controllers 0 and 1; Initialize interrupt controllers 0 and 1; Initialize EISA extended registers
06 ROM checksum; Memory refresh tested
07 Low memory setup; Initialize chipset and test the presence of memory; OEM chipset initialization; Lower 256K of memory cleared; Enable parity checking and test parity in lower 256K memory
08 Setup Interrupt vector table; Initialize the first 120 Interrupt vectors with SPURIOUS_INT_HDLR and initialize INT 00-1F according to INT_TBL
09 Cache; CMOS checksum tested
0A Set interrupt table; Initialize keyboard; Detect keyboard controller
0B CMOS checksum; Video interface initialized
0C Keyboard initialization; Video memory tested
0D Video adapter initialized; OEM specific initializations
0E Reserved
0F DMA channel 0 tested with AA, 55, FF, 00 bit patterns
10 DMA channel 1 tested with AA, 55, FF, 00 bit patterns
11 DMA page register tested
12 Reserved
13 Reserved
14 Timer chip 8254 PIT timer 0 counter 2 tested
15 Verify 8259 PIC channel 1
16 Verify 8259 PIC channel 2
17 8259 PIC stuck bits tested; Turn Interrupt bits off and verify no Interrupt mask register is on
18 8259 PIC maskable IRQ's tested
19 NMI bit check tested and parity I/O checked
1A Reserved
1B Reserved
1C Reserved
1D Reserved
1E Reserved
1F CMOS XRAM checked for
20 Slot 0 EISA initialized and enabled
21 Slot 1 EISA initialized and enabled
22 Slot 2 EISA initialized and enabled
23 Slot 3 EISA initialized and enabled
24 Slot 4 EISA initialized and enabled
25 Slot 5 EISA initialized and enabled
26 Slot 6 EISA initialized and enabled
27 Slot 7 EISA initialized and enabled
28 Slot 8 EISA initialized and enabled
29 Slot 9 EISA initialized and enabled
2A Slot 10 EISA initialized and enabled
2B Slot 11 EISA initialized and enabled
2C Slot 12 EISA initialized and enabled
2D Slot 13 EISA initialized and enabled
2E Slot 14 EISA initialized and enabled
2F Slot 15 EISA initialized and enabled
30 Memory size below 256K
31 Memory test over 256K
32 EISA memory tested found during slot initialization
3C CMOS setup; Enter protected mode
3D Mouse/adapter, CMOS
3E Cache RAM
3F Shadow RAM
41 Initialize floppy drive
42 Initialize hard drive
43 RS232 parallel
45 NPU
47 Speed for boot set
4E Manufacturing loop; display any soft errors
4F Security; ask for password if security is enabled
50 CMOS update
51 Enable NMI, cache memory
52 Adapter ROM's from C8000h to EFFFFH or F7FFFh initialized
53 Set time value for address 40 of BIOS
60 Virus protection setup
61 Boot speed
62 Numlock setup
63 Boot from Int 19
B0 NMI in protected
B1 Disable NMI
BE Chipset default initialization
BF Chipset program; initialization of system specific chipsets
C0 Cache on/off
C1 Memory size checked
C2 Base 256K tested
C3 DRAM page select tested
C4 Video switch
C5 Shadow RAM tested
C6 Cache program; configure cache memory
C8 Speed switch
C9 Shadow RAM tested
CA OEM chipset initialized
FF Boot from Int 19
01 Reserved
02 Reserved
03 Initialize EISA registers (EISA BIOS only)
04 Reserved
05 Keyboard controller self-tested
06 Reserved
07 Verify CMOS Read/Write
09 OEM specific initialization; Configure Cyrix CPU register
0A Issue CPU ID instruction; Initialize the first 32 interrupt vectors, initialize Int.'s 33 to 120, power management initialization
0B PnP initialization; verify the RTC time, detect bad battery, read the CMOS data into the BIOS stack area, assign I/O and memory for any PCI devices
0C Initialization of BIOS data area
0D Program some of chipset's value; Measure the CPU for display, initialize the video
0E Initialize APIC (multiprocessor BIOS only); Show startup screen message
0F DMA channel 0 tested
10 DMA channel 1 tested
11 DMA page registers tested
12 Reserved
13 Reserved
14 Test 8254 0 counter 2
15 Test 8259 interrupt mask bit for channel 1
16 Test 8259 interrupt mask bit for channel 2
17 Reserved
19 Test 8259 functionality
1A Reserved
1B Reserved
1C Reserved
1D Reserved
1F-29 Reserved
30 Get size of base and extended memory
31 Test base and extended memory, Test base memory from 256K to 640K , test extended memory above 1MB
32 Test all on-board super I/O ports
33 Reserved
3A Reserved
3B Reserved
3C Set flag to allow CMOS setup utility
3D Install PS/2 mouse
3E Try to turn on level 2
3F Reserved
40 Reserved
41 Initialize floppy drive controller
42 Initialize hard drive controller
43 Initialize serial & parallel ports (PnP BIOS only)
45 Initialize math coprocessor
46-4D Reserved
4E Show all error messages on screen
4F Ask for password, if needed
50 Write all CMOS values located in the BIOS stack back to CMOS
51 Reserved
52 Initialize all ISA ROM's; PCI initializations (PCI BIOS only), PnP initialization (PnP BIOS Only), setup shadow RAM, initialize power management
53 If not PnP BIOS, initialize ports; Initialize time in BIOS data area
54-5F Reserved
60 Setup virus protection for the boot sector
61 Try to turn on level 2 cache
62 program numlock & typematic speed
63 Boot system via Int 19h
B0 Unexpected interrupt in protected mode
B1 Unclaimed NMI occurred
BE Program defaults into chipset
BF Program remaining chipset values
C0 Init. all standard devices with defaults
C1 Auto detect on-board DRAM & cache
C3 Test first 26K DRAM
C5 Copy ROM BIOS to E000-FFFF
FF System booting
AWARD Elite (Version 4.51PG) BIOS:
01 Processor test; Processor status verification
02 Processor test 2; Read/Write and verify all CPU registers
03 Initialize chips; Disable NMI, PIE, AIE, UEI, SQWV. Disable video, parity checking, DMA. Reset math coprocessor. Clear all page registers and CMOS shutdown. Initialize DMA controller 0 and 1. Initialize interrupt controllers 0 and 1.
04 Test memory refresh toggle
05 Blank video, initialize keyboard; Keyboard controller initialization
07 Test CMOS interface and battery
08 Set up low memory; Early chipset initialization, memory presence test, OEM chipset routines, clear low 64K memory, test first 64K memory
09 Early cache initialization; Cyrix CPU specific, CPU and cache initialization
0A Set up interrupt vector table; Initialize first 120 interrupt vectors
0B Test CMOS RAM checksum
0C Initialize keyboard; Detect the type of keyboard controller
0D Initialize video interface; Detect CPU clock, read CMOS location 14h to find the type of video in use, detect and initialize video adapter
0E Test video memory; Write sign-on message to screen, setup shadow RAM
0F Test DMA controller 0; BIOS checksum test, keyboard detect and initialization
10 Test DMA controller 1
11 Test DMA page registers
12-13 Reserved
14 Test timer counter 2
15 Test 8259-1 mask bits
16 Test 8259-2 mask bits
17 Test stuck 8259 interrupt bits; Test stuck key
18 Test 8259 interrupt functionality
19 Test stuck NMI bits (parity I/O check)
1A Benchmark; Display CPU clock
1B-1E Reserved
1F Set EISA mode; If the EISA memory checksum is good then EISA is initialized. If it's not good then ISA tests and clear EISA mode flag
20 Enable slot 0; System board
21-2F Enable slots 1-15
30 Size base and extended memory; Size the base memory from 256K to 640K and the extended memory above 1MB
31 Test base and extended memory; Test the base memory from 256K to 640K and the extended memory above 1MB using various bit patterns
32 Test EISA extended memory
33-3B Reserved
3C Setup enabled
3D Initialize and install mouse if present
3E Setup cache controller
40 Display virus protect disable or enable
41 Initialize floppy
42 Initialize hard drive
43 Detect & Init. serial & parallel ports
44 Reserved
45 Detect and Init. math coprocessor
46 Reserved
47 Reserved
48-4D Reserved
4E Mfg. POST loop, or display messages
4F Security password
50 Write CMOS; Write CMOS back to RAM and clear screen
51 Pre-boot enable; Enable parity checking, enable NMI, enable cache before boot
52 Initialize option ROM's; Initialize and ROM's present at locations C800h to EFFFFh
53 Initialize time value
60 Setup virus protect
61 Set boot speed
62 Setup numlock
63 Boot attempt
B0 Spurious
B1 Unclaimed NMI
BE Chipset default initialization; Program chipset registers and power-on BIOS defaults.
BF Chipset initialization; Reserved
C0 Turn off chipset cache
C1 Memory presence test; OEM specific, test the size of on-board memory
C5 Early shadow; OEM specific, early shadow enable for fast boot
C6 Cache presence test; External cache-size detection test
E1-EF Setup pages
FF Boot loader
AWARD Version 6.0 (i810):
CFh Test CMOS read/write functionality
C0h Early chipset initialization: Disable shadow RAM, L2 cache (socket 7 and below), program basic chipset registers
C1h Detect memory: Auto detection of DRAM size, type and ECC, auto detection of L2 cache (socket 7 and below)
C3h Expand compressed BIOS code to DRAM
C5h Call chipset hook to copy BIOS back to E000 & F000 shadow RAM
01h Expand the Xgroup codes located in physical memory address 1000:0
02h Reserved
03h Initial Superio_Early_Init switch
04h Reserved
05h Blank out screen; Clear CMOS error flag
06h Reserved
07h Clear 8042 interface; Initialize 8042 self test
08h Test special keyboard controller for Winbond 977 series Super I/O chips; Enable keyboard interface
09h Reserved
0Ah Disable PS/2 mouse interface (optional); Auto detect ports for keyboard & mouse followed by a port & interface swap (optional); Reset keyboard for Winbond 977 series Super I/O chips
0Bh Reserved
0Ch Reserved
0Dh Reserved
0Eh Test F000h segment shadow to see whether it is read/write capable or not. If test fails, keep beeping the speaker
0Fh Reserved
10h Auto detect flash type to load appropriate flash read/write codes into the run time area in F000 for ESCD & DMI support
11h Reserved
12h Use walking 1's algorithm to check out interface in CMOS circuitry. Also set real time clock power status and then check for overrride
13h Reserved
14h Program chipset default values into chipset. Chipset default values are MODBINable by OEM customers
15h Reserved
16h Initial Early_Init_Onboard_Generator switch
17h Reserved
18h Detect CPU information including brand, SMI type (Cyrix or Intel) and CPU level (586 or 686)
19h Reserved
1Ah Reserved
1Bh Initial interrupts vector table. If no special specified, all H/W interrupts are directed to SPURIOUS_INT_HDLR & S/W interrupts to SPURIOUS_soft_HDLR
1Ch Reserved
1Dh Initial EARLY_PM_INIT switch
1Eh Reserved
1Fh Load keyboard matrix (notebook platform)
20h Reserved
21h HPM initialization (notebook platform)
22h Reserved
23h Check validity of RTC value; Load CMOS settings into BIOS stack. If CMOS checksum fails, use default value instead; Prepare BIOS resource map for PCI & PnP use. If ESCD is valid, take into consideration of the ESCD's legacy information; Onboard clock generator initialization. Disable respective clock resource to empty PCI & DIMM slots; Early PCI initialization - Enumerate PCI bus number, assign memory & I/O resource, search for a valid VGA device & VGA BIOS, and put it into C000:0
24h Reserved
25h Reserved
26h Reserved
27h Initialize INT 09 buffer
28h Reserved
29h Program CPU internal MTRR (P6 & PII) for 0-640K memory address; Initialize the APIC for Pentium class CPU; Program early chipset according to CMOS setup; Measure CPU speed; Invoke video BIOS
2Ah Reserved
2Bh Reserved
2Ch Reserved
2Dh Initialize multilanguage; Put information on screen display, including Award title, CPU type, CPU speed, etc...
2Eh Reserved
2Fh Reserved
30h Reserved
31h Reserved
32h Reserved
33h Reset keyboard except Winbond 977 series Super I/O chips
34h Reserved
35h Reserved
36h Reserved
37h Reserved
38h Reserved
39h Reserved
3Ah Reserved
3Bh Reserved
3Ch Test 8254
3Dh Reserved
3Eh Test 8259 interrupt mask bits for channel 1
3Fh Reserved
40h Test 9259 interrupt mask bits for channel 2
41h Reserved
42h Reserved
43h Test 8259 functionality
44h Reserved
45h Reserved
46h Reserved
47h Initialize EISA slot
48h Reserved
49h Calculate total memory by testing the last double last word of each 64K page; Program writes allocation for AMD K5 CPU
4Ah Reserved
4Bh Reserved
4Ch Reserved
4Dh Reserved
4Eh Program MTRR of M1 CPU; initialize L2 cache for P6 class CPU & program cacheable range; Initialize the APIC for P6 class CPU; On MP platform, adjust the cacheable range to smaller one in case the cacheable ranges between each CPU are not identical
4Fh reserved
50h Initialize USB
51h Reserved
52h Test all memory (clear all extended memory to 0)
53h Reserved
54h Reserved
55h Display number of processors (multi-processor platform)
56h Reserved
57h Display PnP logo; Early ISA PnP initialization and assign CSN to every ISA PnP device
58h Reserved
59h Initialize the combined Trend Anti-Virus code
5Ah Reserved
5Bh Show message for entering AWDFLASH.EXE from FDD (optional feature)
5Ch Reserved
5Dh Initialize Init_Onboard_Super_IO switch; Initialize Init_Onboard_AUDIO switch
5Eh Reserved
5Fh Reserved
60h Okay to enter Setup utility
61h Reserved
62h Reserved
63h Reserved
64h Reserved
65h Initialize PS/2 mouse
66h Reserved
67h Prepare memory size information for function call: INT 15h ax=E820h
68h Reserved
69h Turn on L2 cache
6Ah Reserved
6Bh Program chipset registers according to items described in Setup & Auto-Configuration table
6Ch Reserved
6Dh Assign resources to all ISA PnP devices; Auto assign ports to onboard COM ports if the corresponding item in Setup is set to "AUTO"
6Eh Reserved
6Fh Initialize floppy controller; Setup floppy related fields in 40:hardware
70h Reserved
71h Reserved
72h Reserved
73h Enter AWDFLASH.EXE if: AWDFLASH.EXE is found in floppy dive and ALT+F2 is pressed
74h Reserved
75h Detect and install all IDE devices: HDD, LS120, ZIP, CDROM...
76h Reserved
77h Detect serial ports and parallel ports
78h Reserved
79h Reserved
7Ah Detect and install coprocessor
7Bh Reserved
7Ch Reserved
7Dh Reserved
7Eh Reserved
7Fh Switch back to text mode if full screen logo is supported: if errors occur, report errors & wait for keys, if no errors occur or F1 key is pressed continue - Clear EPA or customization logo
80h Reserved
81h Reserved
82H Call chipset power management hook: Recover the text fond used by EPA logo (not for full screen logo), If password is set, ask for password
83H Save all data in stack back to CMOS
84h Initialize ISA PnP boot devices
85h Final USB initialization; NET PC: Build SYSID structure; Switch screen back to text mode; Set up ACPI table at top of memory; Invoke ISA adapter ROM's; Assign IRQ's to PCI devices; Initialize APM; Clear noise of IRQ's
86h Reserved
87h Reserved
88h Reserved
89h Reserved
90h Reserved
91h Reserved
92h Reserved
93h Read HDD boot sector information for Trend Anti-Virus code
94h Enable L2 cache; Program boot up speed; Chipset final initialization; Power management final initialization; Clear screen and display summary table; Program K^ write allocation; Program P6 class write combining
95h Program daylight saving; Update keyboard LED and typematic rate
96h Build MP table; Build and update ESCD; Set CMOS century to 20h or 19h; Load CMOS time into DOS timer tick; Build MSIRQ routing table
FFh Boot attempt (INT 19h)

Категория: POST Card | Добавил: beliar (14.09.2008)
Просмотров: 3679 | Рейтинг: 0.0/0 |
Добавлять комментарии могут только зарегистрированные пользователи.
[ Регистрация | Вход ]
Форма входа


Друзья сайта


Copyright Beliar inc. © 2017